# Rohan Gangaraju

Albany, NY | 518-723-3667 | rgangar@purdue.edu

### Education

# **Purdue University**

Bachelor of Science in Computer Engineering

- Courses Compilers, Computer Architecture, Microprocessor and Systems, ASIC Design
- Authorship "Targeted Control-flow Transformations for Mitigating Path Explosion in Dynamic • Symbolic Execution" C. Saumya, R. Gangaraju, K. Sundararajah, and M. Kulkarni KLEE Workshop, CC 2024

### Skills

Languages: C, C++, Python, SystemVerilog, Java APIs: LLVM, CUDA, OptiX, Pandas

**Research Experience** 

# High Performance Compute Student Research Assistant, PurPL Lab

Mentors: Vani Nagarajan, Kirshanthan Sundararajah, Milind Kulkarni

- Worked with NVIDIA Ray Tracing (RT) Cores in GPUs to accelerate diverse general-purpose computations
- Developed solutions using C++, CUDA, OptiX for mapping tree-traversals in n-body problems to RT Cores
- Profiled applications using Nsight Compute/Systems to identify bottlenecks and maximize throughput
- Acquired deep knowledge of GPU architecture and parallel programming principles

# Compilers Undergraduate Research Assistant, PurPL Lab

Mentors: Charitha Saumya, Kirshanthan Sundararajah, Milind Kulkarni

- Worked on compiler optimizations in LLVM to mitigate path explosion in dynamic symbolic execution engines
- Modified our LLVM pass to encode source-level debug information per line to perform coverage analysis
- Designed overarching iterative driver in Python to undo false-positive bugs introduced by our optimization

#### RISC-V CPU RTL Design Member, System on Chip Design (SoCET) Group

Mentors: Cole Nelson, Mark Johnson

- Designed SystemVerilog modules to add hardware multithreading support to RISC-V based microcontroller
- Wrote module and system level testbenches in C++ using Verilator to verify functionality
- Awarded 2nd Place for research talk at Purdue Fall 2023 Undergraduate Research Conference

# **Project Experience**

#### 5-Stage Dual-Core MIPS Processor

- Designed MIPS ISA-based multicore processor with 5-stage pipeline, hazard, forwarding units, and split caches
- Implemented MSI protocol-based bus controller for dual-core coherence + added LL/SC synchronization support
- Synthesized using Intel Quartas Prime onto Altera DE2-115 FPGA to benchmark clock speed and area utilization

#### **Industry Experience**

#### Software Engineering Intern

Collins Aerospace, Raytheon Technologies

- Developed and launched aircraft radio frequency mapping GUI tool using Python, Leaflet, and PyQt
- Developed automatic coverage overlap process using Mapbox and ARCGIS improving efficiency by over 70%

#### **Embedded Software Engineering Intern**

GE Appliances, A Haier Company

- Remodeled software in refrigerator motherboards to support Smart Home and IoT technologies using C and Lua
- Implemented a sensor filtering algorithm to acquire optimum temperature and humidity readings

Computer Architecture (ECE 437)

Annapolis, MD

Louisville, KY

January 2022 - May 2022

May 2022 – August 2022

#### West Lafayette, IN

West Lafayette, IN

May 2023 – Present

West Lafayette, IN

August 2020 - May 2024

October 2022 – May 2023

West Lafayette, IN

January 2023 – Present



Tools: Cadence Xcelium, Intel Quartas, NSight Compute

Other: UVM, RTL Design, FPGA, SoC Design